Abstract -This paper introduces an adaptive multi-loop controller for capacitive wireless power transfer (WPT) systems. The new control approach combines continuous frequency tracking and matching networks tuning on both the primary and secondary to regulate a target current/power to the receiving side at the optimal power transfer conditions. This enables to effectively disengage the power delivery capabilities from the cross-coupling interactions between the transmitting and receiving sides, and to compensate for variations of the electrical circuits and capacitive medium. This paper highlights the complex functional relationships of the multi mixed-signal controller, and provides theoretical as well as practical insights on the dynamics and implementation of a closed- Index Terms -capacitive power transfer, capacitive coupling, multi-loop controller, multi-mixed-signal control, closed-loop capacitive wireless system, impedance matching, variable inductance, adaptive matching networks, self-tuned system, wireless power transfer.
I. INTRODUCTION
ith the growing demand for increased computing power to support technology ramp-up, mobile power is essential to keep high-performance devices available for extended periods, ideally continuously [1] - [6] . Wireless power transfer (WPT) technology is a well growing approach to provide energy at all times, and to reduce dependency of weight and volume-sensitive mobile and portable applications in bulky batteries as a reliable main source of energy [7] - [9] . Capacitive power transfer (CPT) approach has been investigated in recent years, as an alternative near-field power transfer method to well know magnetic field-based approaches. One of the more attractive advantages of capacitive-based WPT is the avoidance of undesired Eddy currents and electromagnetic interfaces (EMI) that comes with magnetic based WPT methods [1] , [9] , [10] . In addition to efficiency improvements, CPT systems are potentially with lower volume and construction complexity [10] - [15] .
A main challenge of general near-field WPT systems, and in capacitive approach in particular is that the power transfer capability and efficiency depend on the distance and alignment between the transmitting and receiving sides [14] - [16] . In addition, the coupling coefficient of the transfer medium and load conditions are sensitive to changes in the environment, component aging and temperature drifts, which dramatically decrease the power transfer capabilities of the system. Reducing the sensitivity of the WPT system to variations can be alleviated by designing matching networks that provide loose coupling between the transmitting and receiving sides [11] - [13] , [15] . In this solution however, the system characteristics still strongly depend of the component values and the precision of the operating frequency. To fully disengage the system's characteristics from any drifts, changes and variations, a closedloop active compensation is essential.
Several methods to reduce the effects of components and medium variations of WPT systems have been proposed for general power transfer, which can also be adapted to CPT [16] - [22] such as: frequency tuning, compensation networks impedance matching, and post regulation DC-DC conversion. In frequency tuning approach, the operating frequency is adjusted to track the resonant frequency. This results in optimal operating conditions [21] , [23] , [24] , however, since the allowed frequency range for energy transfer is quite narrow, for example at 6.78 MHz operation the frequency band is ±15 kHz [25] . Thus, for distance, misalignment and load variations this solution alone does not accommodate for power transfer regulation. In [24] , utilization of frequency adjustment in capacitive WPT to account for changes of the capacitive medium capacitance has been discussed. There, the resulting range compensation is quite narrow and requires relatively wide frequency range. This poses a limitation on the design of the system hardware in terms of the magnetics and other components which translates into rather bulky system overall. In impedance matching methods, the resonant inductor and capacitor can be adjusted at a fixed frequency [26] , [27] . Thus, the output voltage/current can be regulated by actively adjusting the matching network impedance [19] , [28] , [29] . The latter provides flexibility for regulation the transferred power to the load, but comes at the cost of potential additional control circuitry and potential degradation of the overall efficiency [29] , [30] . It should be noted that although existing closed-loop methods enable to overcome some system variations and to extend the power delivery range (power levels and distance), a single control method is not sufficient to guarantee reliable operation of WPT systems. On the topic of magnetic field based WPT and in particular magnetic resonance, combined control methods have been investigated [1] , [17] , [31] , however, a closed-form control mechanism for CPT has not been addressed hitherto. It would be extremely beneficial if a multi-loop controller for capacitive-based WPT systems that compensates for the variations of multiple cross-coupling interactions between the transmitting and receiving sides, electrical circuits and medium characteristics is utilized -this has been pursued in this study.
The objective of this study is therefore to introduce an adaptive multi-loop controller for CPT technology, which compensates on-the-fly for variations of source and the load circuits, coupling interface (distance and/or alignment) and matching networks as detailed in Fig. 1 . The new control approach effectively disengages the power delivery capabilities from drifts or variations, which enables spatial freedom of the transferred energy to the receiving side. It relies on continuous tuning of the operating frequency to the resonant one, and adjusts both the transmitter's and receiver's matching networks such that the best power transfer conditions are obtained for any given combination of distance, displacement misalignment or component values. It is a further objective of this study to present a tuned network realization that is based on a variable inductor, i.e. it is not based on relays or semiconductor switches, and therefore enables continuous self-tuned impedance matching.
The rest of the paper is organized as follows: Following a brief survey of LC-based capacitive WPT system, Section II describes the principle of operation of the multi-loop controller and details its algorithm. The control architecture and functional analytical relationships are delineated in Section III, and detailed dynamic analysis for the primary building blocks of the multi-mixed-signal system is delineated. Section IV provides details regarding the practical implementation of the self-tuning system with emphasis on the challenges of sensors realization. Experimental verification of a CPT prototype with the adaptive multi-loop controller is provided in Section V. Section VI concludes the paper.
II. CLOSED-LOOP TUNING OF A CAPACITIVE WPT SYSTEM
The principle of operation of the adaptive multi-loop controller is described here through a resonant double-sided LC matching network [13] , [15] , as delineated in Fig. 1 . It should be emphasized, however, that the core of the control algorithm is applicable for any CPT system, and with minor modifications to any resonant-based WPT method. To establish definitions that are used throughout the paper and to simplify some of the topology intricate features (e.g. dynamic behavior), the following subsection briefly reviews the double-sided LC resonant converter configuration.
A. Double-Sided LC Matching Network
The equivalent electrical representation of the capacitivebased medium is shown in Fig. 2 . There, CM is the equivalent mutual coupling capacitance, CM1 and CM2 are the selfcapacitances of the coupling plates [12] , [15] , [32] , [33] . The system is driven by a full-bridge inverter on the primary side, and the load is fed via a diode rectifier that is connected to the secondary's network. Provided that the self-capacitances and the mutual coupling capacitance CM are lower than the total parallel matching capacitances CP and CS [12] , [15] , and that the drive frequency, fsw, is near the matching networks' resonant frequency (i.e., f0 =1/(2π) = 1/(2π), then the currents as well as voltages of the reactive elements are virtually sinusoidal [34] - [36] . This is since high-Q operation is naturally facilitated as the output impedance of the network in the primary side is relatively high. In [15] , [37] , [38] , it has been established that when resonant operation is satisfied, the primary current, IP, depends on the output voltage, and the secondary current, IS, depends on the input voltage, and thus with the aid of system parameters the currents can be expressed as This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics 00 ;
where ω0 is the angular resonant frequency, VP and VS are the voltages of the primary and secondary, respectively. Typical waveforms of this CPT system are shown in Fig. 3 . As described, while the primary and secondary voltages VP and VS are square waves, the currents are sinusoidal due to high-Q operation of the circuit. Since a full-bridge inverter is used at the front-end, the primary voltage VP toggles between Vin toVin. It can be also seen, that for both the primary and secondary sides the current is in phase with the voltage, whereas the secondary voltage VS lags the primary voltage VP by 90º. From (1), it can be seen that the double-sided LC CPT system can be described by a two-port network with gyrator characteristics [39] , with a trans-conductance gain G. This implies that the dynamic behavior for the output side of the system can be characterized as a voltage-dependent current source, Iout, which represents the rectified current of IS as illustrated as illustrated in Fig. 4 . It should be noted that a detailed derivation of the network relationship of the circuit as well as the existence criteria of gyrator conversion have been thoroughly described and can be found in [37] , [38] . Therefore, only the essential in-context details have been brought up here in order to establish the foundations for power regulation control.
Employing fundamental harmonics approximation method [36] on (1), the average value of the output current Iout is expressed as a function of the input voltage Vin as follows 0 ,
thus, the average output power Pout can be expressed as
B. Controller Operation
Following the analysis and observations made in the previous subsection, an adaptive controller that monitors, tunes, and enables to continuously deliver constant current to the receiving side is addressed. Power regulation is facilitated by three major control loops as shown in Fig. 1 , with two control loops at the primary side, while a third loop is located at the secondary circuit. The control loops are distinguished by their control objectives and bandwidth requirements, such that the operating characteristics of the WPT system are satisfied. The first loop resembles in structure to a digital phase-locked loop (DPLL) that synthesizes a switching frequency, fsw, which continuously follows the resonant frequency, f0, even under variations of the system parameters. This self-driving concept ensures in this LC configuration, that the power conversion characteristics of the matching networks are optimized. Compensating for changes in the coupling medium requires variation of the drive frequency off the specific optimized point and correcting the network parameters accordingly. This can be achieved by adjusting network's inductor, capacitor or both. In this study an approach based on variable inductor is employed. The second control 
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This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics loop comprises a current compensator and a tuning unit (current driver, as will be detailed later), that adjusts the inductance value of LP such that a constant current is regulated to the capacitive plates. This transforms the primary circuit into a selftuned architecture, in which the drive frequency tracks the resonant frequency on-the-fly, and the transmitted power is regulated by the resonant network's characteristics. A third compensation loop, located in the receiver side, comprises a tuning unit that adjusts the inductance value of the secondary side inductance, LS, according to the desired output current (as well as power). It should be emphasized that, in general, controlling only one parameter may suffice for constant power delivery for static operation, however, to achieve more spatial freedom on-the-fly even for extreme medium and load variations, all three loops are required. A high-level view of the tuning procedure utilizes the control loops is illustrated by the flowchart in Fig. 5 . Upon initiation of the tuning procedure, a default set of pre-loaded values are used to determine the switching frequency fsw, and the variable inductors LP and LS. These values are determined by the target operating conditions of the system. The adaptive tuning operation is performed independently per feedback loop, with its respected objective and rate. The inner feedback loop applies frequency tuning. There, the switching frequency to drive the full-bridge, fsw, is being varied by the DPLL unit to match the resonant frequency of the circuit f0. This is facilitated by measuring the voltages VP and VCP (Fig. 1) , extracting the phase difference between them, and adjusting fsw until the phase difference between the signals reaches 90º. In the case that the detected phase difference between the signals is not 90º, an error signal is generated to the DPLL frequency synthesizer, which in turn generates new switching frequency until fsw=f0.
The next stage of the tuning operation is facilitated by another feedback loop located at the secondary (receiver) side. In this loop, the inductance value LS of the secondary's matching network is adjusted according to the operating resonant frequency of the primary side to maximize the energy transfer to the load. This is done by sensing the output current and adjusting LS according to the current relationships in (1) and (2) . This variation of the inductor value is realized by a current driver that applies dc bias to non-gapped side windings of the inductor as previously described in [40] , [41] . This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics
In the third stage of the tuning operation, the plates current Ireg (Fig. 1 ) from the primary circuit is sensed and compared to a target/reference one, which is defined by the information from the receiving side. The correction signal that is generated is used to vary the inductance LP through a bias winding until the required current is achieved. Due to the variation of the inductance value, the resonant characteristics of the system change, and potentially move the system out of its optimized transfer conditions. As a result, the frequency tracking loop needs to search again and lock the switching frequency into the resonant frequency. Therefore, to satisfy proper operation of the multiple feedbacks, and to allow each feedback loop to converge with reasonable dynamics while being virtually decoupled one from another, the compensators are designed with descending bandwidth order. Utilizing this approach, employed in many multiple loop compensation schemes, assures that the faster loop is virtually transparent to its following and by doing so, significantly simplifies the system dynamics and complexity of the compensators. As a result, the interaction, or interference, between feedbacks is alleviated. The frequency tracking loop (of the primary side), is designed to be with highest bandwidth within the controller, i.e., responds the fastest among the multiple control loops. The second responding loop is the adjustment of the secondary's matching network as it receives its signal with defined frequency of the primary. The current/power regulation loop is designed with the slowest bandwidth among the three to assure that once the energy level is set, it is with the optimized transfer conditions given the network parameters and medium settings. The analysis, derivations, and in-detail description of the multifeedback loops are provided next.
III. CONTROLLER ARCHITECTURE
Following the high-level description of the control algorithm given in the previous section, a simplified functional diagrams that describe the signal flow and behavior of this self-adjusted, self-tuned, system are depicted in Fig. 6 . The diagrams comprise both linear and non-linear transfer functions to reflect the specific operation of each 'transformation unit' (i.e. 'block') [40] . It should be emphasized that throughout the functional derivations, small-signal transfer functions are denoted by small letters. The diagram of the control scheme of the primary circuit includes two major loops to satisfy current sourcing behavior to the transfer plates (Fig. 6a) . A third, independent loop is located at the secondary side to adjust the receiving network to regulate the output current. In addition, for both the primary and secondary circuits, the bias driver of the variable inductors is designed as a closed feedback loop configuration to maintain a forced current control. This enables to reduce the order of the outer feedback loop, and therefore simpler to stabilize the overall system. By employing self-calibrating frequency loop and adjusting the system parameters, regulation of the primary's output current, Ireg, can be achieved at the same time that the system is kept at resonance (while soft-switching conditions are met).
A. Primary Side Control Loops
Starting from the left side of Fig. 6a , the output current is translated to a reference current level, Iref,P, which is a proportional representation of the required regulated current from the primary to the secondary. Ic,P represents the correction signal generated by the current compensator, and Ie_Bias,P is the error signal of the inner bias current loop. Kmod stands for the modulator's gain, i.e., bias current correction signal, Ic_Bias,P to duty-cycle of the bias current driver. The bias driver in this study has been realized by a buck converter, and its transfer function is represented in the block diagrams by BP. The bias current for the inductor LP can be expressed as ( )
where LBias is the inductance value of the bias winding, RDCR is the dc resistance of the inductor, DP and VBuck are the duty-cycle and the input voltage of the buck converter, respectively. After linearization, the small-signal transfer function between the duty-cycle and the inductor current bP(s) is expressed as , () ()
where iBias,P is the small-signal bias current and dP is the dutycycle perturbation. Thus, the closed-loop transfer function of the buck converter is
where Gcomp2(s) is the transfer function of the inner compensator and KI,Bias is the gain due to the bias current sensing [40] , [42] . By neglecting RDCR and by assuming that the compensator has been designed properly to meet both phase margin and loop gain bandwidth, (6) can be further rearranged and simplified to a first order system [40] ,2 , _ , 
where Kp2 is the gain due to the compensator. (7) implies that for the frequency range ω<ωBuck,P the inner current feedback has transformed the bias buck converter (from error signal to bias current) from a first order system to a zero order system. HLP represents the bias winding such that the relationship between the bias current and the primary side inductance is
The relationship of HLP(IBias,P) can be obtained by experimental measurements, advanced simulation tools such as MaxwellAnsys, or by analytical analysis which discussed in detail in Section IV-A. Local linearization around the operating point determines the non-linear small-signal response of HLP as follows 
where IBias,P0 is the nearest measure value of the bias current for a given operating point, and ΔIbias,P is the increment between the two nearest measured values of the bias current around the operating point. Finally, Kf is the response of the matching network combined with power-stage to the variable inductor generated by HLP (the ratio of the regulated current Ireg to a change of the resonant characteristics).
The bottom block diagram in Fig. 6a details the transfer characteristics of Kf. The output of HLP dictates the resonant frequency f0 of the CPT system such that
Considering HLP(IBias) as constant, due to relatively slow correction speed of the inductance value, the derivative of the large-signal Kres,P(LP) around the operating point yields the small-signal transfer function of the resonant tank [40] :
where LP0 is the primary's resonant inductor value around the operating point. Assuming that the frequency tuning is the fastest control loop within the system (as prescribed by the loop settings earlier), then f0 is continuously compared to the switching frequency fsw of the full-bridge to guarantee that fsw=f0. KΦ represents the gain of the phase detector, consequently, the phase detector can be described as a module that includes two integrators at the input that translates frequencies into phases and a gain block. The outcome of the phase detection operation, VPD,P, can be expressed as
where VDD is the supply voltage of the phase detector, and φdiff,P is the phase difference between the target resonant frequency and the drive switching frequency signals (which is obtained by the signals VP and VCP as discussed in Section II-B). VPD,P which represents a proportional phase mismatch between the inputs of the phase detector for every switching cycle of the system is filtered by a lag-lead low-pass filter (LPF) network that is represented in the continuous domain as
which simplifies the stability of DPLL [43] . The voltage Vf is translated by a digitally controlled oscillator (DCO) unit to a drive frequency for the power-stage combined with the LC tank, which in turn generates the required Ireg. Taking into account the gyrator transfer characteristics of the system as discussed in Section II-A, and after some manipulations the regulated current to the capacitive coupler can be expressed as follows
Finally, the transfer function of the outer regulated current loop can be expressed as _ , 
where Gcomp1(s) is the transfer function of the outer compensator and KI,reg is the gain due to the regulated current sensing [42] .
Under the bandwidth settings of the feedback loops as 
where KP1 is the gain due to the outer compensator and ωCL_P determines the bandwidth of the outer current loop. 
B. Primary Side Control Loops
where Kp4 is the gain due to the secondary's inner bias current loop compensator. As mentioned earlier, utilizing current-mode control for the bias driver, within the specified current regulator bandwidth ω<ωBuck,S the bias current loop dynamics are considered as pure gain. Thus, the overall transfer function of the output current can be expressed as 
where Gcomp3(s) is the transfer function of the outer compensator, KI,out is the gain due to the current sensing and Gout is the gain of the output stage. Assuming LS is continuously adjusted to satisfy the required loading conditions of the output, the closed-loop transfer function of (18) can be simplified to a first-order system and can be expressed as 
where KP3 is the gain due to the outer compensator and ωCL_S determines the bandwidth of the output current loop. From the analyses for the secondary controller, it can be seen that the control architecture for the primary and secondary is practically the same with different control objectives. Once satisfied, this implies that the transmitting and receiving sides are tuned to satisfy the required loading conditions, and the system operates under optimal power transfer conditions since resonant power transfer is inherently imposed through the self-tuning procedure.
C. System Bandwidth Selection
To assure reasonable dynamics of the multiple feedback loops, and to assure sufficient decoupling of the multiple feedback loops as well as steady-state convergence per medium settings, the system's bandwidths are assigned with respect to the transmitter's quality factor, Q, (receiver assumed of similar order), and the target operating frequency, fsw, of the system. It should be noted that in systems, as double-sided LC with capacitive coupling, the response rate to changes in the control (drive frequency) signal might be rather slow, in the order of tens or hundreds switching cycles. This is since the quality factors are typically very high because of the somewhat opencircuit parallel loading of the networks (the plates terminals), as depicted in Fig. 7 . The quality factor of the LC-based transmitter is a factor of the operating frequency as well as the resonant components and can be estimated as
where ZCM represents the reflected equivalent impedance to the primary side, which primarily determined by the coupler, and ZR is the impedance of the resonator. The natural slow response of the network should be taken into consideration in the selection of the system bandwidth and overall response rate. Fortunately, the objective of the control is to maintain a regulated current/power under variations of the capacitive coupling or other components drifts, which are the result of either mechanical movements or changes in environmental conditions that typically vary slowly.
The selection reasoning is as follows; the loop of the fastest bandwidth of the three loops is the DPLL, denoted by BW1. There, for a given quality factor Q of the resonant networks, and assuming that fsw is locked on f0. Then BW1is determined as follows
This is set so that the loop has relatively wide bandwidth, but is with the capability of the resonant network response rate. The secondary's control loop is also a relatively wide bandwidth loop and is set as a fraction of BW1, typically a good practice is one-third (1/3) to one-tenth (1/10). This is done to assure that the secondary current regulation is carried out on a stable signal, arriving from the primary side. The third, plates current loop, is set to be with slower response, typically one-ninth (1/9) to onefiftieth (1/50) of the switching frequency of the system. By doing so, the loops are virtually decoupled and the tuning process does not depend on preceding information or data of the system to facilitate closed-loop operation. This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics
IV. PRACTICAL IMPLEMENTATION

A. Variable Inductor
The implementation of variable inductor as employed in this study is shown in Fig. 8a . It is inspired by the prior art of [40] , [44] , [41] . The structure comprises an E-core type magnetic element with the primary inductor constructed on the middle, gapped leg, whereas the bias/control windings are formed on the outer, non-gaped legs, and connected in series but with opposite polarity. By doing so, the ac coupling between the center leg to the bias winding is cancelled while dc current through the auxiliary winding partially saturates this portion of the core, resulting in variable inductance, as illustrated by Fig.  8b .
The inductance value L can be estimated with the aid several design parameters such as: number of turns n, air-gap length lg, and the effective magnetic path length le. Hence, the inductance L as a function of the bias current-dependent permeability can be expressed as [45] 
where µ0 is the air permeability, µr is the magnetic core permeability, and Ae is the core area. µr depends on the bias current IBias and can be obtained from either the manufacturer data or by experiment [45] , [46] . A simplified expression of µr is given by
where µmi is the permeability initial value, i.e., µmi = µr (H = 0), Hpole is the magnitude of the saturation field and j sets the permeability slope. The variable H represents magnetic field strength, which is linearly proportional to the bias current. The relationship between H and IBias is as follows (24)
B. Limit-Cycle Oscillations in Digitally Controlled Resonant Converters
A major practical issue that should be considered when designing closed-loop resonant based WPT systems, and particularly digitally controlled resonant WPT are limit-cycle oscillations (LCO). As originally presented in [47] , the primary cause for steady-state oscillations is resolution mismatch of the quantizing units in the controller, i.e., analog-to-digital converter (ADC) and the DCO (assuming the compensators does not add quantization error) [47] . In addition to the operating-point-dependent gain that exist in resonant converters, the highest sensitivity to gain variations is located around the resonant frequency, a condition that becomes even further emphasized in capacitive WPT systems that operate with very high-quality factors. Since the controller targets optimal transfer conditions which are obtained at resonance (aside from slight deviation from the exact target frequency to facilitate ZVS), this calls for extremely sensitive calibration, i.e., fine frequency resolution generator at MHz range to facilitate LCO-free operation. Therefore, to ensure smooth high-frequency drive throughout the operation range (taking into account the worst-case conditions of the highest quality factor), the ADC and DCO units in this study have been designed to achieve the required effective acquisition as well as control resolution such that limit-cycle oscillations are remedied. Fortunately, the slow-response feature of the resonant network due to high-Q aids in this aspect. Since the network takes several cycles to react to changes in the drive frequency, it is utilized as an averaging action. Frequency dithering is embedded to enhance the drive frequency, and to provide effective frequency (over few cycles) with finer resolution than the base value.
To determine existence of LCO in resonant converters, a comparison is carried out between the LSB values (i.e., resolution) of the digitally acquired value by the ADC and the output signal variation due to one-LSB change of the control [47] - [49] . A necessary condition for no limit-cycles is that the variation of the output ΔSout, due to an LSB change of control is smaller than the ADC resolution ΔADC [47] 
where VADC and NADC are the ADC's reference voltage and number of bits, respectively.
Digitally synthesized frequency is normally carried out by timers that are programmed to reset at a desired value, while maintaining a fixed 50% duty ratio [47] . The generated frequency can be expressed as follows This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. . (27) From (27) , it can be well observed that the frequency steps of the DCO are limited by the system clock frequency, and increase as the square of the operating frequency, i.e., at lower running frequency, the frequency resolution would be finer than what can be achieved at a higher frequency. Since finer resolution than the one obtained by the system DCO is required, an effective fast dynamics and low distortion frequency dithering procedure has been employed as detailed in [50] .
C. Phase Detector
The phase detection in this study has been realized as illustrated by Fig. 9 . Since the voltages of the resonators are significantly higher than the operation voltage levels of the controller and other electronics periphery, the voltages VP and VCP are scaled down using high-impedance attenuation circuit to voltage levels suitable for logic gates input such as the phase detector unit. Form practical implementation perspective, if a simple resistive divider is used, the input capacitance of the logic gate introduces phase delay between the actual zerocrossing point and the digital signal transition. In the case that the phase shifts of the two measured signals are different (due to different resistive path), a systematical offset exist, and should be calibrated out. Thus, to minimize phase offset errors, similar voltage scaling should be employed for both signals as much as possible, which might be impractical in high voltage gain systems. At such cases, active attenuation circuits as well as adaptive calibration are required.
The phase detector in this study is realized by type-I detection circuit, i.e., comparators as digitizers and an exclusive-or operator (XOR) phase comparator. Typical waveforms of the operation are depicted in Fig. 10 , which shows two cases. Fig. 10a exhibits at-resonance operation, with phase difference of 90º and the resulting detector in 50% dutycycle and averaged output is VDD/2 (assuming the voltage supply of logic is VDD). In this case the frequency generated by the synthesizer is stable and fixed. Fig. 10b demonstrates a case where the system is not tuned with a duty-ratio of VXOR is 25%. In this case, the output of the filter is lower than VDD/2, and the synthesizer varies its frequency until the desired phase difference is obtained and the filter's output is at VDD/2.
D. Current-Sensing Circuitry
The multi mixed-signal controller requires various measurements of the operating conditions in the WPT system. A key measurement of the system is the plates current, Ireg, however, this high-frequency current is not trivial to measure and sensing techniques such as current transformer [51] and filter-sense [52] may result in complex sensing circuitry. The current-sensing employed in this study is based on a peak detector mechanism which consists of a simple half wave rectifier configuration as shown in Fig. 11 . The sensed current converted to a proportional voltage suitable signal, Vsns, by flowing through the resistor Rsns [52] , [53] . The peak detector is implemented around an operational amplifier to compensate for the voltage drop on the rectifying diode D. An active peak detector is employed so that relatively low gain measurement can be obtained (low resistance shunt resistor), and by doing so lowering the gain-bandwidth requirements of the sensor. The time constant of the peak detector is selected approximately ten times the period of the sensed sinusoidal signal to both filter out the ripple, and smoothly follow the peak value of the signal. The peak detector configuration enables reduced sampling rate requirements of the ADC, and therefore reduces the overall power consumption. Another benefit of this sensing circuitry is that it also provides an information for over-current protection (OCP) and can be used for fault protection of the system.
It should be noted that a key feature of the sensors of the implemented CPT system, in particular of the current sensing circuitry is an isolated ground reference level to the sense resistor as well as the peak detector circuit (Fig. 11) . By doing 
so, the limitations due to sensing relative to a floating voltage node are eliminated, in addition, this configuration also improves the signal to noise ratio.
E. Over-Voltage Protection
As mentioned in the phase detection procedure, the voltage across the resonating capacitors is very high particularly in such high-Q operation. Thus, to avoid any potential failure risks of the CPT system due to over-voltage in the vicinity of the coupler, an over-voltage protection (OVP) mechanism has been implemented as illustrated by Fig. 12 . Similar to phase detection process, the voltage VCP is sensed and scaled down by a high-resistance divider network to voltage levels suitable for the comparator operation. The scaling of VCP and the value of the reference voltage, Vref, are determined according to the highest voltage allowed across the capacitor CP, i.e., across the coupling plates. For a case that VCP is higher than the reference voltage, the comparator output is fed to the primary's controller disabling the gate drive signals (Q1-Q4), and as a result the system is turned off, until it is being reset. This also allows to avoid undesired safety concerns due to arcing and high electric fields around the coupling plates [54] .
F. Capacitive Coupler Design
To facilitate reliable estimation of the capacitive coupler for the experimental measurements, estimation of the plates capacitances has been carried out by Maxwell (Ansys) finite element analysis (FEA) tool (Fig. 13a) . Typically, FEA are generated by defining the geometry of the element and by setting the boundary conditions. In the context of the capacitive coupler in this study, these are four symmetrical copper plates and voltage excitations to the plates. Rigorous simulation procedure over various air-gaps have been carried out to determine the coupling capacitances for symmetrical copperbased capacitive coupler, whereas each plate is 300x300 mm. Additionally, the thickness of the plates has been set to be 2-mm, to assure that it does not affect the coupling. The coupling capacitances of the plates have been calculated based on the equations in [12] , [13] and the coupling coefficient, kC, has been calculated by CM /. The results for the equivalent mutual coupling capacitance, CM, and for the self-capacitances (CM1 and CM2) as a function of the air-gap are shown in Figs 13b and 13c, respectively. It can be observed that CM decreases by approximately ten times at an air-gap of 200 mm, while the selfcapacitances (CM1 and CM2) are in the range of 10 pF and virtually constant when the air-gap is larger than 100 mm. This is due to the fact that for air-gaps larger than 100 mm, the coupler can be characterized at deep loosely-coupled region as This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics can be observed from the results for the coupling coefficient shown in Fig. 13d .
V. EXPERIMENTAL VERIFICATION
To validate and demonstrate the operation of the adaptive multi-loop controller, an experimental double-sided LC capacitive WPT prototype with four copper plates that form the capacitive coupler has been constructed as shown in Fig. 14a . To guarantee that the dominant capacitances are due the coupling plates, the capacitive coupler has been designed symmetrically based on the analysis in Section IV-F, where each plate is 300x300 mm. Fig. 14b shows the custom designed variable inductor which comprises an E-core type ETD49-3F3 magnetic element as discussed in detail in Section IV-A. The controller core has been fully coded in HDL and implemented on a Cyclone IV FPGA [55] . Typically, FPGAs, microcontrollers and other digital platforms provide timeresolution on the order of several hundreds of pico-seconds up to 1 ns. The implemented digital core of the controller is based on an asynchronous hardware using combinatorial circuits as previously described in [42] , by doing so, finer resolution can be obtained without significant penalty of power consumption and hardware complexity. Since the coupler structure is symmetric, the matching networks have been also designed to be symmetrical; in nominal operation the inductors' values are set to LP =LS ≈75 μH and the matching capacitors CP =CS =250 pF. High-voltage multilayer SMD ceramic capacitors have been used in parallel to form the matching capacitors. The operating frequency slightly above the resonance f0 ≈1.2 MHz, guaranteeing soft-switching. The full-bridge inverter has been realized with GaN power modules operable in several MHz [56] . The overall nominal operating conditions and parameters of the experimental prototype are summarized in Table I . It should be noted that the values have been chosen such that for all corner scenarios (output power and air-gap) operating conditions are satisfied.
The first step of the experimental validation has been carried out by characterizing the inductance of the variable inductor, and the resulting operating frequency of the CPT prototype as a function of the bias current. Fig. 15 shows the measured results for varying the bias current in the range of 0 to 1 A. It can be seen that in the vicinity of the nominal operating conditions the inductance and operating frequency f0 are approximately 75 µH and 1.2 MHz, respectively, for a bias current of 0.25 A. It can be observed that this custom designed inductor provides 7X inductance variation, which is translated to 2.5X frequency variation. Fig. 16a shows the behavior of the primary's current IP and the secondary's voltage VS during tuning process for an input voltage Vin=30 V and 100 Ω load for an air-gap of 200 mm approximately, where the quality factor of the primary side was found to be ~50. It can be observed that initially, the system is not tuned and the regulated current on the primary side has a This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics higher peak amplitude compared to the one at the end of the tuning procedure. This is due to the fact that at the beginning the system has some pre-defined values (switching frequency, bias currents etc.) that are not calibrated for the target operating conditions of this particular experiment, and best operating conditions are not satisfied, thus undesired circulating current is drawn from the source. On the other hand, at the end of the tuning procedure the voltage VS has a higher peak amplitude, since the system is calibrated to resonance and is operated under (local) optimal power transfer conditions according to the target current. Fig. 16b and Fig. 16c show a zoomed-in views of the tuning process with the waveforms of the switching nodes voltages and resonant currents upon initialization (Fig. 16b ) and the end (Fig. 16c) of the tuning process. It can be seen that the switching frequency increases from 892 kHz to 1.2 MHz. The output parameters (IS and VS) also increase, delivering more energy to the load by more than 2.5 times, while the transfer efficiency has improved considerably (over four times). In addition, it can also be noticed that the primary current IP is slightly lagging the primary voltage VP, which is the necessary condition to enable soft-switching operation.
To demonstrate the effectiveness of the new multi-loop controller for capacitive WPT systems and showcase of the quality of the performance in closed-loop, the experimental prototype has been also tested for a target power of 10 W over various output load resistances, whereas the coupling capacitance CM ≈2 pF, as shown in Fig. 17a . A virtually constant power delivery is obtained throughout the load range. In the experiment of Fig. 17b the coupling capacitance has been varied to demonstrate the closed-loop operation under variations in the distance or displacement of the coupling plates. The experiments have been conducted with constant load resistance of RLoad =100 Ω, and varying the air-gaps up to the range of 200 mm, this translates to capacitance range of approximately 2-to-22 pF. Similar to the variable load test, it can be seen that, aside from measurement deviation, the output power is well regulated at a constant value. These two measurements validate the closed-loop operation of the selftuned CPT system, which provides regulated power delivery regardless the medium or load variations. From these experiments, it can be observed that for various output loads and air-gaps the controller provides 10X regulation capabilities. Fig. 17c shows the efficiency curve as a function of the various loads, it can be observed that at the range of 25 Ω the highest efficiency is achieved, which implies that for this experiment this is the matched load resistance to maximize efficiency. Efficiency analysis of a double-sided LC CPT system is not a key objective in this paper, and comprehensive efficiency analysis on this configuration is detailed in [15] . It should be emphasized that to achieve constant output power, these measurements have been performed by manually adjusting the reference current in the primary side, Iref,P, emulating wireless communication between the transmitter to the receiver. To further validate the controller approach and demonstrate the operation for higher output power and larger air-gap, the input voltage has been increased to 50 V at an air-gap of 250 mm. Demonstrated in Fig. 18 are load transients of 100 Ω to 200 Ω, for approximately 45 W output power. It can be seen in Fig. 18a that for a load of 100 Ω the average output current, Iout,AVG is 0.66 A, voltage VS toggles between 68 V to -68 V, and the output returns to power regulation within 50 ms. Fig. 18b shows a zoomed-in view of the waveforms of the switching nodes voltages and resonant currents at steady-state, it can be noticed that the operating frequency is 1.78 MHz, and the peak current of the secondary side is 1 A. For loading event from 0.47 A to 0.66 A (Fig. 18c) , it can be seen that the system settles down back to the steady-state conditions within 60 ms. Fig. 18d depicts a zoomed-in views of the voltages and currents, there VS toggles between 95 V to -95 V, IS peaks at 750 mA, and the operating frequency is tuned to 1.1 MHz This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2019.2935631, IEEE Journal of Emerging and Selected Topics in Power Electronics
VI. CONCLUSIONS
An adaptive closed-loop mechanism for capacitive-based WPT systems has been detailed, analyzed and experimentally validated. The controller comprises of multiple control loops, which effectively disengage the power transfer capabilities of CPT systems from any drift or variations, and further enables spatial freedom of the transferred energy from transmitter to the receiver. The control algorithm, signal flow and the functional relationships of the multi mixed-signal controller have been addressed, and all the intricate transfer functions of the key building blocks have been derived. Based on the analysis and intuitive guidelines in this study, the control loops can be fully decoupled, and the multi-loop operation renders down to firstorder dynamics, thus, the overall electrical circuitries can be quite moderate in complexity (basic PLL, bias drive, few comparators, etc.). This study also introduced a variable inductor realization that enables continuous self-tuned impedance matching. To demonstrate closed-loop operation under system variations, an experiential resonant LC CPT prototype in the MHz range has been constructed, with the core of the multi-loop controller has been implemented on an HDL platform. The resultant dynamic performance of the closedloop CPT system is well validated through experiments up to air-gap of 250 mm. The new controller concept establishes the foundations for better power delivery in many wireless power applications, and may be found very beneficial in the rapidly growing field of capacitive wireless and other resonant-based wireless technologies.
